An Efficient Constant Multiplier Architecture for Reconfigurable Fir Filter Synthesis

نویسنده

  • Srinath R
چکیده

This paper proposes a reconfigurable finite impulse response (FIR) filter using constant multiplier algorithm with applying pipeline technique. To design a high performance Reconfigurable fir filter, according to the proposed constant multiplier algorithm with Retiming pipelining method has been applied in co-efficient generator block. This method capable of reducing the switching activity of constant multiplier process by 28% as compared to that of existing method. In this technique area and delay can be reduced approximately 24% and 62% respectively compare to previous method. This reconfigurable fir filter can be designed using Verilog hardware Description Language (HDL) and its behaviour can be tested using Modelsim 6.3c software and synthesized in Xilinx10.1.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Efficient VLSI Architectures for FIR Filters

The Finite Impulse Response (FIR) filters are widely used in many Digital Signal Processing (DSP) applications. For these applications, the low power, less area, high speed and low complexity FIR filter architectures are required. The researchers have proposed many FIR filters to meet the above design specifications. This paper is focused on the some efficient reconfigurable FIR filter architec...

متن کامل

Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub- Expression Elimination for FIR Filter

This paper presents an efficient constant multiplier architecture based on vertical-horizontal binary common subexpression elimination (VHBCSE) algorithm for designing a reconfigurable finite impulse response (FIR) filter whose coefficients can rapidly change in real time. To design an efficient reconfigurable FIR filter, according to the proposed VHBCSE algorithm, 2-bit binary common sub-expre...

متن کامل

Transpose Form Block Fir Filter Configuration for Area Delay Efficient Realization of Reconfigurable Applications

Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant saving of computation. However, transpose form configuration does not directly support the block processing unlike direct form configuration. In this paper, we explore the possibility of realization of block FIR filter in transpo...

متن کامل

An Efficient Constant Multiplier Architecture Using 8 Bit Binary Common Sub-expression Elimination

FIR filters are widely used in digital signal processing, image processing, wireless communication and software defined radio. In SDR, reconfigurable FIR filter with dynamically programmable filter coefficients are essential. In FIR filter, the multiplication is performed between one particular variable (the input) and many constants (the coefficients) and known as multiple constant multiplicat...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016